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Abstract. Recrnt work on systolic tree automata has given rise to a rather natural subfamily of 
EOL languages, referred to as systolic EOL languages in this paper. Systolic EOL languages 
possess some remarkable properties. While their family contains (because of its closure under 
Boolean operations) intuitively quite complicated languages, it still has decidable equivalence 
problem. Especially interesting is the fact that similar decision problems for slightly more general 
families lead to the celebrated open problems concerning Z-rational power series. 
1. Introduction 
Various types of systolic automata were recently introduced, [2]-[4], basically 
as a model for VLSI. However, it was ako observed that these new models gave 
rise to a number of new problems and problem areas which are interesting also 
from the point of view of classical language theory. 
The purpose of this paper is to study a family of L languages, [6], arising quite 
naturally from the consideration of systolic tree automata [2,4]. More specifically, 
this family is a subfamily of the family of EOL languages, [6]. In this paper we 
refer to the languages in this subfamily as systolic I?QL languages. The family of 
systolic EOL languages is large enough to contain all regular languages and, in 
addition, also quite complicated languages. Because the family is closed under 
Boolean operations, we obtain a subfamily of EOL languages such that the comple- 
ments of the languages in this subfamily are still EOL. (Observe that none of the 
most common L families is closed under complementation.) On the other hand, 
the family of systolic EOL languages is small enough to possess a number of 
important decidability properties. 
The paper is divided as follows. After a discussion on preliminaries in Section 
2, the above mentioned facts about systolic EOL languages, as well as some 
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modifications, will be discussed in Section 3. We also obtain a natural characteri- 
zation of systolic EOL languages. Finally, Section 4 deals with the problem of 
whether or not the decidability results can be extended to concern a somewhat 
larger class. 
While the problem itself remains open, we obtain the surprising result that if 
indeed the decidability can be established for the larger family then this solves also 
two celebrated open problems from the theory of formal power series, [7]: The 
decidability of the existence of 0 and of the existence of negative numbers in a 
given Z-rational sequence. Because no reduction results are known for the latter 
two problems, this shows that the decidability of the problem considered in Section 
4 might be even harder to establish. 
While this paper is largely self-contained, we refer the reader to [6] (resp. [7]) 
for definitior, and facts concerning L systems (resp. formal power series). Reference 
2] may be consulted for more detailed definitions and background material as 
regards ystolic tree automata. 
2. Preliminaries 
,4 hirtary systolic tree autonzatorz works basically as follows. Consider an infinite 
binary tree without leaves. We may define the ‘levels’ of the tree in the natural 
way. Consider then an input word w over 5’ with length t. We choose the first level 
in the tree with n 2 t vertices. The word up #‘” -’ (where # is a special symbol not 
in 2) is now ‘fed’, letter by letter, to the level in question. This is formalized as 
Mlows. We consider also another alphabet Yrtr (referred to as the operating alphabet j 
and ~8 function 
The no&% in the level in question are labeled (in the correct order!) with the 
g-vatucs of the letters in the word H#“-‘. 
Information now flows bottom-up and in parallel. We consider also another 
function h : Z’ o + &. If the sons of a node have already been assigned (from left to 
right 1 the values a and 6, their father gets the value h (,a, 6). The word w is accepted 
y our binary systolic tree automaton (in short, BT-VLSI) if the root of the tree 
gets in this way a value from Yrl, where El, is a designated subset of &I. Thus, we 
ay speak of the accepted language, as well as of BT-VLSI acceptable languages. 
Formally, a BT-VLSI is determin,ed by the three alphabets C, Co and Eb, and 
hc two functions g and /I. The reader is referred to [2] for further details and 
A igeneral) systulic tree automaton (in short, T-VLSI) differs from the binary 
inr that, instead of the infinite binary tree, we consider an arbitrary infinite tree 
t Staves, having only finitely many infinite subtrees. (.The latter condition 
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assures %!+a: the tree is reasonably regular. Of course, the tree is given in some 
effectivks mr imer.) The definition of acceptance remains the same as before except 
that now, i9;lstead of one binary function h, we have several functions hi where i 
stands for the arity (i.e., number of sons) of the node in queistion. 
In fact, the definition of T-VLSI given in [2] is somewhat more general: the tree 
is labelcad (still preserving the regularity condition of finitely many labeled subtrees), 
and the functions hi and g depend also on the label of the node in question. 
However, according to a normal form result established in [2], every language 
acceptable by this more general model is also acceptable by the restricted model 
considered abovq. This holds true for BT-VLSI’s as well. 
The T-VLSI’s and BT-VLSI’s considered above are deterministic. Formally this 
means that the range of the functions g and h is Co. The corresponding nondeter- 
ministic automata are defined in the natural way. Formally, in connection with g 
and h we consider subsets of Co. For details, the reader is referred to [4]. 
We now summarize some results from [2] and [4] that will be needed in the next 
section. 
Theorem 1, The family of ET-VLSI acceptable languages cont~xins all regular 
languages and is closed under Boolean operations. It is decidable wizether or not the 
language accepted by a given BT-VLSI is empty and also whether or not the languages 
accepted by two given BT-VLSI’s are equal. Every language accepted by a norldlater -
ministic BT-VLSI is accepted by a deterministic one. 
3. Systolic EOL languages 
We begin with a result establishing the interconnection between systolic tree 
automata and EOL systems [Cr]. We make use of the different characterizatiotls of
the family of EOL languages, in particular, the finite macro OL systems (FOOL 
systems) due originally to [S]. (See also Theorem 11.2.2 in [6].) 
Theorem 2. Every language acceptable by a binary systolic tree aui;omaton is also 
an EOL language. 
Proof. Consider a language L, accepted by a IBT-VLSI 
where the different items are the ones defined in the previous section. For each 
letter A in Irb, we define a OL system M(A) as follows. 
The alphabet of M(A) consists of the letters B’, B’“, B’, where B ranges over 
the alphabet Co, as well as of the letter A. (Intuitively, t, m, 4 stand for ‘terminal’, 
‘mixed’, ‘ending’, respectively.) The axiom of M(A) is A. 
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@ondder now the function h. Whenever h(B, C) = D, the system M(A) has the 
productions 
D’43’C: D”-*B’Cm, D” + B’C’, 
Dm+BnfCe, De+BeCe. 
Moreover, whenever h (B, C) = A, then MI(A j has the productions 
A+B’C’, A+B’C”. 
M(A) has no further productions and; thus, we have completed the definition of 
the system M(A). 
We define, finally, a homomorphism CY mapping a subalphabet of M(A) into 
F) where E denotes the empty word. Assume that g(#) = B. Then LY (Be) = E. 
me, further, that a is in C and that g(a) = C. Then cy (C’) = a. 
It is now easy to verify that the language L equals the union of the languages 
a(L(MCA)\I) where A ranges over &. Indeed, the productions of M(A) simulate 
in a top-down manner the bottom-up behaviour of our BT-VLSI G. It is also taken 
care of, by the definition of Q! and by the three types t, m, e of the letters, that the 
role of the end marker # is correct: it appears always at the end only and always 
at the right half of the tree. Moreover, there is at least one terminal symbol in the 
ht half of the tree. 
Becatuse L equals the union of the languages a(L(M(A))), it is clear that L is 
EOL Instead of the union, we can also consider a single basic OL system, by 
introducing a new initial letter. Observe also that it causes no difficulties that ar is 
not defined in the whole alphabet of M(A): we can let the remaining letters go 
into a garbage symbol and intersect he entire morphic image with a regular set. Cl 
In ~icw of Theorem 2, we refer in this paper the languages accepted by binary 
syst43lic tree automata as binary systolic EOL languages or, briefly, systolic EOL 
latzgt~ages. It is clear that systolic EOL languages form a proper subfamily of the 
whole family of EOL languages. Indeed, systolic EOL languages are FMOL 
languages of a special kind. The underlying OL system is binary and backward 
deterministic (invertible) in the sense that the right side BC of a production uniquely 
determines its left side. (Instead of binary trees, we could consider any balanced 
trees.) Moreover, for each letter B of the OL system, its macro substitution either 
consists of a single letter or of the empty word, or else is empty. Invertibility holds 
also for the macro substitutions. An explicit characterization for systolic EOL 
languages i  given in Theorem 5. 
As an example, consider the BT-VLSI G = ({a, b}, {A, B, C, D}, (C}, g, h ) where 
6: and /z are defined by 
gtal=A, gW=B, gW)=D, 
htA,Af=A, h(B, B)=B, 
h(A,R)=h(A,C)=h(C,B)=C, 
in IX, ‘I* )= D in all other cases. 
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It is easy to verify that the language accepted by G equals 
L = {w E a+h+ 1 w is of length 2”, for some n 2 1). 
The same language L can also be expressed in the form LY(L(M)) where the 
homomorphism Q! and the OL system A4 are defined as follows. 
The axiom of M is C, and the productions are 
C +A'B', C+A'B", C-+A'C', C+A'C", C+C'B', C + C'B'", 
Ct+AtBt, Cm+AtBm, Cm+AtBe, 
C'-,A'C', Cm+AtCtn, C"+A'C', 
Ct+CtBt, Cm+CtBm, Cm+CtBe, 
B'+B'B', B m + BtB',, Bm+BtBe, 
A'+A'A: Am+AtA", Am+AIAe, 
The homomorphism (Y 
a(A')=a, 
a+)=$ for 
Then the systolic EOL 
C'"-*AmBe, Ce+AeB', 
C'"+AmCe, C'+A"C', 
Cm+CmBe, C' +ce.Be, 
Bm+B'"Be, Be+B"Be, 
A"' +A"'Ae, A' +A'A", 
I 
is defined by 
cr(B’) =6, 
x #A', B'. 
language L can be expressed as 
L=a(L(M))n{a,b}*. 
We have presented the construction along the lines of the proof of Theorem 2 
(except that we did not introduce the unnecessarv symbol D at all). It is obvious . . 
that in this example the productions can be simplified considerably. 
Below is depicted the acceptance of the word a3b5 by the BT-VLSI G: 
A &- AA 
T T T T T T T T 
aaat6666 
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The OL system M generates the word (A’)3(B’)5 as follows: 
/c\ 
i’\ /Br\ 
1 I I 
P\ A /“\ /B\ 
A’ A’ A’ B’ B’ B’ B’ B’ 
From this word the word ~“6’ is immediately obtained by the morphism CY. 
Theorem 1 now yields the following two corollaries. 
Theorem 3. 7714 family of systolk EOL languages contains all regular languages 
rtrtvl ie closed undw Boolean opera;, +ns. 
Theorem 4. The quicaIence problem is decidable for systolic EQ L languages. 
Theorem 3 shows that, for instance, the complements of the languages 
as well as all languages obtainable from those and regular languages by Boolean 
crpcrations z in fact, systolic EOL languages. The EOL nature of these languages 
+~rns far from bt+ng clear, for instance, in view of the results presented in [6]. 
This indicates that systolic tree automata might give some really new insight also 
3s regards the theory+ of L systems. 
Apart from Theoi:em 4, a number of other decidability results can be obtained 
fc9t the family of systolic EOL languages. For instance, the emptiness is decidable, 
either by Theorem 1 or by Theorem 2 and the fact that it is decidable for E0L 
guapcs. Intuitivcby, the decidability results mean that systolic EOL languages 
k.h9Btstitutc a fairly -small’ family whereas the other facts (closure properties, the 
r~~~~~~r languages as well as complicated exponential languages being included) 
XWH to indicate that we are dealing with a ‘large’ family! 
We now give a characterization of systolic EOL languages. The characterization 
ciallv pleasing because an analogous characterization can be obtained for 
role family (9f EOL languages. We begin with two definitions. 
is called a senribimzry EOL> lmgrtagy if L can be written as 
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where 
(i) G = (Z u{#), P, S) is a OL system such that the axiom S is a letter and the 
right side of every production in P is of length 2 and 
(ii) H is the homomorphism defined by 
H(a)=a fora&!Z, H(#) = E. 
If, in addition, L(G) consists of words w #’ where w EC* and i 30 we refer to L 
as a semibinary sufix EOL language. 
Clearly, every semibinary EOL language is an EOL language. We are now ready 
for the characterization results. 
Theorem 5. A language is an EOL language if and only if it is a coding (i.e., a 
homomorphic image under a letter-to-letter homomorphism) of a semibinary EOL 
language. A language is a systolic EOL language if and only if it is a coding of a 
semibinary suffix EOL language. 
Proof. Consider the first sentence. The ‘if’-part follows by the closure property of 
EOL languages. The ‘only if’-part is a reformulation of Lemma 2.3 in [ 13. 
Consider then the second sentence. The ‘only if’-part is a direct consequence of 
the proof of Theorem 2. (Observe, in particular, that L being the union of the 
languages ct(L(M(A))) implies that L is a coding of a semibinary suffix EOL, 
language.) 
To prove the ‘if’-part, consider a semibinary suffix EOL languag,e L EX*, Thus, 
L = H(L(G)), where the OL system G = (C u{#}, ?, S) and the homomorphism H 
satisfy the conditions of the definition above. Consider, further, a language L, 1 c A” 
such that L1 = c(L), where c :C*+A* is a coding. 
Consider now a nondeterministic BT-VLSI K, defined as follows. The terminal: 
alphabet of K is A. The operating alphabet consists of all letters a in C u { 4k) and 
their ‘barred versions’ a’, as well as of an additional letter S. The letter S is the 
only designated one (i.e., Ir& = (2)). The input and transition functions g and /r 
are defined as follows. 
Whenever c(x) = a, for some a EA, then x is in g(a). Moreover, g(#) = {@}. 
Whenever A + BC is a production in P, then 
(i) A is in h(B, C), 
(ii) A’ is in h(B, c), and 
(iii) A is in h@, c). 
Moreover, whenever A + BC is in P and the axiom S of G derives according 
to G a word AD1 . . . D, such that a word in #* is derivable according to G from 
D1 l l l D,,, then S is both in H(B, C) and in h (B, c). (A special case of our conditions 
is that the production S + BC is in P.) 
The reader should have no difficulties to verify that L(K) = Ll. Observe, in 
particular, that if 3 is introduced too early in a computation according to K, then 
this computation cannot continue because h is undefined. 
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Consequently, by Theorem 1 (last sentence), a deterministic BT-VLSI K’ can 
be found such that 1_.1 = L(K’). Hence, L1 is ,a systolic EOL language, which 
completes the proof of Theorem 5. Cl 
4, Interconnections with decidability in Z-rational formal power series 
The two most celebrated open decision problems in the theory of formal power 
serice can be stated as follows: 
1) It is decidable whether or not a negative number appears in a given Z-rational 
scyuence of integers? 
(2) Is it decidable whether or not the number 0 appears in a given Z-rational 
scqucnce of integers? 
Since every Z-rational sequence a,, i = 1,2, . . I( , can be obtained from the upper 
Fight-hand corners of the powers M’, where M is a square matrix with integer 
entries, problems t 1) and (2) are at the moment perhaps the most simply stated 
open decision problems. Moreover, a number of important language-theoretic 
ems have been reduced to problems (1) and (2). The reader is referred to [6] 
] for further details. 
WC consider now the problem of whether or not the decidability results expressed 
m Theorems 1 and 4 can be extended to concern arbitrary T-VLSI acceptable 
krnyuagxs (instead of BT-VLSI acceptable languages or, equivalently, systolic EOL 
ilanpuagcs.) More cxpiicitly, we consider the following problem: 
0 1 Is it d~c~cim?~ whether or not the language accepted by a given T-VLSI is 
WC OIWTW first that the decidability of (3) immediately implies the decidability 
w ~quivalcnce problem for T-VLSI’s because, by [2], also languages acceptable 
M‘s are closed under Boolean operations. Hereby, we always consider 
obtainable from the same underlying infinite tree, i.e,, we do not compare 
resulting from different trees. (So the equivalence problem concerns only 
es resulting from the same infinite tree.) 
w conjecture t;lat (3) is decidable, the proof will be extremely difhcult 
of the following result. 
the prmf of Theorem 6. WC would like to point out that, is spite 
s, &orts, no reduction results are known between the problems (Ii 1 and 
that the decidability of one of them would imply the decidability of the 
~~~~~~~~~~~~. this indicates that the proof of the decidability of (3) will be 
““j&F!*, :tt of 4 1 1 and (2 ). 
21) :r & .ing auxiliar> result. 
f 
Family of L hnguages rcsultirzg from systolic tree automata 239 
Lemma 7. (i) To establish the decidability of ( 1) (resp. 12)), it w@ces to CO~.W*~KY 
an algorithm for deciding of two given POOL length sequences a,, and b,, (n := 
0,132,. . .) whether or not a,, 2 b,, holds for all n (rcsp. whether ot not there exists an 
n such that a,, = 6,). 
(ii) The PDOL systems defining the length sequ< r:.nos a,, and b,, in (i) mclv be 
assumed without loss of generality to have the property that, for any fixed integer k, 
the right side of every production is of length ak. 
(iii) As regards the decidability of (2), we rn@gy assume without loss of generalit! 
that we consider onl’y PDOL length sequences a,, and b,, of which it is known that 
a,, 2 6, holds for every n. 
Proof. (i) This is a clirect consequence of Corollary 111.7.3 in [7]. 
(ii) Assume that (a i, and b :, are arbitrary PDOL length sequences, whcrcas the 
decidability for the length sequences satisfying the special property states in (ii 1 
has been established. We now modify the PDOL systems generating LZ ‘, and i,:, :!I% 
follows. On the right side of every production every occurrence of e\tiry letter c 
is replaced by c ‘. This implies that the length sequences a :, and h :, are transformed 
into the length sequences a,* = k”a :, and tr,, = k”b:,, where a,, and h,, satisfy the 
special property stated in (ii ). The assertion now follows by the fact that I(:, - hi, ::a 0 
(resp. = 0) if and only if a,1 -b,, > 0 (resp. = 0). 
Finally, to establish (iii) we assume that the decidability of the existence of an 
n such that n,, = b,, has beer1 established for ?DflL length sequences a,, and I,,, of 
which it is known that a ,1 z ‘6, holds for every IZ. Let z,, be an arbitrary Z- rational 
sequence and let y,, be the Hz&mard square of L,,. By Corollary 111.7.3 in [7], 
there are PDOL length sequences a,, and b,, such that I(,~ = a,, - b,, holds for’ every 
n. Clearly, we must have a,, 3 b,, for every II and, consequently, we can decide 
whether or not y, = 0 holds for some n. But it is obvious that y,, = 0 holds for some 
~2 if and only if z,, = 0 holds for some ft. q 
We are now in the position to establish Theorem 61. Assume that we know :\n 
algorithm for deciding the emptiness of the language accepted by a given T-VEX 
We show first the dccidability of (1). By Lemma 7(ii), j.t suffices to consider PDOL 
length sequences J,, and b,, where the right side of every production in the defining 
systems is of length 32. We have to decide whether or not a,, ~b,, holds for all II. 
Let A and B be the axioms, and :X and 0 the morphisms defining the PDOL 
systems in question. 
A T-VLSI G is now constructed as follows. We first d&me the underlying lab& :2 
tree T. The root is iabeled by S and the nodes in the first level art: labeled E y thlc 
letters of BA,. (Thus, there are a 1 + bl nodes in the first level.) The morphisms /” 
and cy are now sirnt:lated on the left and right part of the tree ac follows. As!;umlt 
that /3(u)= ~9~. . u, (resp. cy(fi) = fil l . 9 E, ), for some letters II and I*. 13) 0111 
assumption, we know that i 3 2. The beginning of the; subtree starting frorI1 the (_ 
node labeled by u (resp. ~7) in the leTt (resp. right) part of 7’ looks as foll(jws: 
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Clearly, the tree T thus obtained satisfies the regularity condition. From the length 
point of view it looks as follows: 
61 a1 
I I 
26, al 
I I 
62 a2 
I I 
2b2 a2 
I I 
6.3 a3 
The terminal alphabet of our T-VLSI G consists of only one letter c. A word is 
accepted if and only if it comes from an even level (i.e., 26, - ai-level) and does 
ot reach the right part of the tree. This acceptance condition is easy to define 
a!!~ in terms of the g and h functions: we keep track of the leftmost node NI 
c right part of the tree. In even levels, the input # to Nl sends an accepting 
~i~~~~! elctter of the operating alphabet). This is the only possibility for acceptance. 
Yv’:“c now claim that the language L(G) is empty if and only if a,, 2 be, holds for 
every II. Indeed, assume that there is an rn such that b,,, >a,,. Consider the word 
g6,’ _-(’ -x. Clearly, there is not enough space for w in the h,,, - a,,,-level, whereas 
level) M’ becomes acceptable: it does not reach the 
,I holds for all t1. We show that L(G) is empty. 
arbitrary terminal word c’. If i 51 h 1 + a 1, then cf is clearly not accepted. 
ch that bi+a, d-1 b;+, +a,, ,. Now cl is fed in 
1 -a,, i-level. In both cases it will be rejected 
SC’ in the former case it rea *hes the right part of the tree. 
ie, we now prove that also (2) is decidable 
re given the PDOL length sequences 
uc know that (I,, y h, holds for all II and that the right side of 
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every production of the POOL system generating b, is of length 23. We have to 
decide whether or not a,, = 6, holds for some n. 
We now construct a T-VLSI G’ slightly different from G considered above. From 
the length point of view, the underlying tree is now 
/ \ 
bl al 
I I 
2b1+1 al 
I I 
62 @2 
I I 
2b2+ 1 az 
I 
d, 
I 
a3 
. . 
(Observe that we can realize the left part because we applied Lemma 7(C) for 
k = 3.) The acceptance condition is now: a word is accepted if and only if it comes 
from the (2bi + 1) - ai-level, for some i, and exactly fills the lei; part of the tree on 
this level. (Thus, we have to keep track also of the rightmost node in the left part.1 
The reader should have no difficulties in verifying that L( G’) is nonempty if and 
only if there is an n such that a,,“= b,,. This completes the prooi of T’heorem 6. Cl 
We mention, finally, that it is an open problem whether or net every T-VLSI 
acceptable language is an EOL language. To establish effectively ‘A positive answer 
to this problem seems extremely difficult. The construction of Tt:eorem 2 does not 
work because of reasons similar to the ones exhibited in the prsof of ‘Yhcorem 6. 
Indeed, if we can effectively construct an EOL system accepting a gil en T-VLSI 
language, we can also decide problems (1) and (2). 
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